JPH0342814B2 - - Google Patents
Info
- Publication number
- JPH0342814B2 JPH0342814B2 JP23744084A JP23744084A JPH0342814B2 JP H0342814 B2 JPH0342814 B2 JP H0342814B2 JP 23744084 A JP23744084 A JP 23744084A JP 23744084 A JP23744084 A JP 23744084A JP H0342814 B2 JPH0342814 B2 JP H0342814B2
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- output
- terminal
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007257 malfunction Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23744084A JPS61117923A (ja) | 1984-11-13 | 1984-11-13 | 12進カウンタ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23744084A JPS61117923A (ja) | 1984-11-13 | 1984-11-13 | 12進カウンタ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61117923A JPS61117923A (ja) | 1986-06-05 |
JPH0342814B2 true JPH0342814B2 (en]) | 1991-06-28 |
Family
ID=17015386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23744084A Granted JPS61117923A (ja) | 1984-11-13 | 1984-11-13 | 12進カウンタ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61117923A (en]) |
-
1984
- 1984-11-13 JP JP23744084A patent/JPS61117923A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61117923A (ja) | 1986-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0763135B2 (ja) | 半導体集積論理回路 | |
US4786823A (en) | Noise pulse suppressing circuit in digital system | |
JP2641276B2 (ja) | 2段式同期装置 | |
JPH0342814B2 (en]) | ||
US3671960A (en) | Four phase encoder system for three frequency modulation | |
US3697977A (en) | Two phase encoder system for three frequency modulation | |
JP2984429B2 (ja) | 半導体集積回路 | |
JPS6316711A (ja) | タイミング装置 | |
SU1262479A1 (ru) | Накапливающий сумматор | |
JP2658327B2 (ja) | 論理回路 | |
JP2565189B2 (ja) | 信号処理回路 | |
JPH0683066B2 (ja) | カウンタ回路 | |
JP2000011637A (ja) | Fifo型記憶装置 | |
JPH0429248B2 (en]) | ||
JPH04186913A (ja) | エッジ検出回路 | |
JP2563238B2 (ja) | カウンタ回路 | |
JPH03117208A (ja) | データ保持回路 | |
JP2602404Y2 (ja) | カウンタ回路 | |
JPH07109983B2 (ja) | パルス遅延回路 | |
JPS639768B2 (en]) | ||
JPH0336812A (ja) | 同期回路 | |
JPH05175829A (ja) | データ入出力方法および装置 | |
JPH04302527A (ja) | 計数回路 | |
JPS63276915A (ja) | タイミング信号発生回路 | |
JPH03159310A (ja) | タイマ |